Category Ranking
98%
Total Visits
921
Avg Visit Duration
2 minutes
Citations
20
Article Abstract
We report on the optimization of the plasma treatment conditions for a solution-processed silicon dioxide gate insulator for application in zinc oxide thin film transistors (TFTs). The SiO2 layer was formed by spin coating a perhydropolysilazane (PHPS) precursor. This thin film was subsequently thermally annealed, followed by exposure to an oxygen plasma, to form an insulating (leakage current density of ∼10(-7) A/cm(2)) SiO2 layer. Optimized ZnO TFTs (40 W plasma treatment of the gate insulator for 10 s) possessed a carrier mobility of 3.2 cm(2)/(V s), an on/off ratio of ∼10(7), a threshold voltage of -1.3 V, and a subthreshold swing of 0.2 V/decade. In addition, long-term exposure (150 min) of the pre-annealed PHPS to the oxygen plasma enabled the maximum processing temperature to be reduced from 180 to 150 °C. The resulting ZnO TFT exhibited a carrier mobility of 1.3 cm(2)/(V s) and on/off ratio of ∼10(7).
Download full-text PDF |
Source |
|---|---|
| http://dx.doi.org/10.1021/acsami.5b10520 | DOI Listing |
Publication Analysis
Top Keywords
Similar Publications
Precursor Engineering of Atomic Layer Deposition for Top-Gate Insulators on Monolayer MoS Transistors.
ACS Nano
September 2025
Department of Chemical Engineering, Stanford University, Stanford, California 94305, United States.
Integration of ultrathin, high-quality gate insulators is critical to the success of two-dimensional (2D) semiconductor transistors in next-generation nanoelectronics. Here, we investigate the impact of atomic layer deposition (ALD) precursor choice on the nucleation and growth of insulators on monolayer MoS. Surveying a series of aluminum (AlO) precursors, we observe that increasing the length of the ligands reduces the nucleation delay of alumina on monolayer MoS, a phenomenon that we attribute to improved van der Waals dispersion interactions with the 2D material.
View Article and Find Full Text PDFEnhancement of On-Current and Reliability in InGaZnO Thin-Film Transistors for Synaptic Circuit Applications through Gate Insulator Stack Engineering.
ACS Appl Mater Interfaces
September 2025
Department of Material Sciences and Engineering, Seoul National University, Seoul 08826, Republic of Korea.
A nanometer-scale multilayer gate insulator (GI) engineering strategy is introduced to simultaneously enhance the on-current and bias stability of amorphous InGaZnO thin-film transistors (a-IGZO TFTs). Atomic layer deposition supercycle modifications employ alternating layers of AlO, TiO, and SiO to optimize the gate-oxide stack. Each GI material is strategically selected for complementary functionalities: AlO improves the interfacial quality at both the GI/semiconductor and GI/metal interfaces, thereby enhancing device stability and performance; TiO increases the overall dielectric constant; and SiO suppresses leakage current by serving as a high-energy barrier between AlO and TiO.
View Article and Find Full Text PDFDielectric strength weakening of hexagonal boron nitride nanosheets under mechanical stress.
Nat Commun
August 2025
Key Laboratory for the Physics and Chemistry of Nanodevices, School of Electronics, Peking University, Beijing, China.
Hexagonal boron nitride (hBN) nanosheets have become the most promising candidates as gate dielectric and insulating substrates for two-dimensional (2D) material-based electronic and optoelectronic devices. While mechanical stress in hBN nanosheets is often either intrinsically or intentionally introduced for 2D material-based devices during device fabrication and operation, the dielectric strength of hBN nanosheets under mechanical stress is still elusive. In this work, the dielectric strength of hBN nanosheets in a metal/hBN/metal structure is systematically studied when mechanical stress normal to nanosheets is applied.
View Article and Find Full Text PDFA Stepped-Spacer FinFET Design for Enhanced Device Performance in FPGA Applications.
Micromachines (Basel)
July 2025
Faculty of Technology, School of Electrical and Mechanical Engineering, University of Portsmouth, Portsmouth PO1 3DJ, UK.
As transistor dimensions continue to scale below 10 nm, traditional MOSFET architectures face increasing limitations from short-channel effects, gate leakage, and variability. FinFETs, especially junctionless FinFETs on silicon-on-insulator (SOI) substrates, offer improved electrostatic control and simplified fabrication, making them attractive for deeply scaled nodes. In this work, we propose a novel Stepped-Spacer Structured FinFET (S-FinFET) that incorporates a three-layer HfO/SiN/HfO spacer configuration designed to enhance electrostatics and suppress parasitic effects.
View Article and Find Full Text PDFWe present the first, to the best of our knowledge, passive on-chip Boolean NOT gate using a phase-only waveguide Bragg grating (WBG) on a silicon-on-insulator platform. The spiral geometry enables a compact 0.25-mm footprint while achieving inversion of 50-Gbps PAM-2 and 45-Gbps PAM-3 signals without active or nonlinear components.
View Article and Find Full Text PDF