Category Ranking

98%

Total Visits

921

Avg Visit Duration

2 minutes

Citations

20

Article Abstract

With the scaling of lateral dimensions in advanced transistors, an increased gate capacitance is desirable both to retain the control of the gate electrode over the channel and to reduce the operating voltage. This led to a fundamental change in the gate stack in 2008, the incorporation of high-dielectric-constant HfO (ref. ), which remains the material of choice to date. Here we report HfO-ZrO superlattice heterostructures as a gate stack, stabilized with mixed ferroelectric-antiferroelectric order, directly integrated onto Si transistors, and scaled down to approximately 20 ångströms, the same gate oxide thickness required for high-performance transistors. The overall equivalent oxide thickness in metal-oxide-semiconductor capacitors is equivalent to an effective SiO thickness of approximately 6.5 ångströms. Such a low effective oxide thickness and the resulting large capacitance cannot be achieved in conventional HfO-based high-dielectric-constant gate stacks without scavenging the interfacial SiO, which has adverse effects on the electron transport and gate leakage current. Accordingly, our gate stacks, which do not require such scavenging, provide substantially lower leakage current and no mobility degradation. This work demonstrates that ultrathin ferroic HfO-ZrO multilayers, stabilized with competing ferroelectric-antiferroelectric order in the two-nanometre-thickness regime, provide a path towards advanced gate oxide stacks in electronic devices beyond conventional HfO-based high-dielectric-constant materials.

Download full-text PDF

Source
http://dx.doi.org/10.1038/s41586-022-04425-6DOI Listing

Publication Analysis

Top Keywords

gate stack
12
oxide thickness
12
gate
10
ultrathin ferroic
8
ferroic hfo-zro
8
hfo-zro superlattice
8
advanced transistors
8
ferroelectric-antiferroelectric order
8
gate oxide
8
conventional hfo-based
8

Similar Publications

High-Performance Air-Stable Polymer Monolayer Transistors for Monolithic 3D CMOS logics.

Adv Mater

September 2025

State Key Laboratory of Fabrication Technologies for Integrated Circuits, Chinese Academy of Sciences, Beijing, 100029, China.

The monolayer transistor, where the semiconductor layer is a single molecular layer, offers an ideal platform for exploring transport mechanisms both theoretically and experimentally by eliminating the influence of spatially correlated microstructure. However, the structure-property relations in polymer monolayers remain poorly understood, leading to low transistor performance to date. Herein, a self-confinement effect is demonstrated in the polymer monolayer with nanofibrillar microstructures and edge-on orientation, as characterized by the 4D scanning confocal electron diffraction method.

View Article and Find Full Text PDF

Integration of ultrathin, high-quality gate insulators is critical to the success of two-dimensional (2D) semiconductor transistors in next-generation nanoelectronics. Here, we investigate the impact of atomic layer deposition (ALD) precursor choice on the nucleation and growth of insulators on monolayer MoS. Surveying a series of aluminum (AlO) precursors, we observe that increasing the length of the ligands reduces the nucleation delay of alumina on monolayer MoS, a phenomenon that we attribute to improved van der Waals dispersion interactions with the 2D material.

View Article and Find Full Text PDF

A nanometer-scale multilayer gate insulator (GI) engineering strategy is introduced to simultaneously enhance the on-current and bias stability of amorphous InGaZnO thin-film transistors (a-IGZO TFTs). Atomic layer deposition supercycle modifications employ alternating layers of AlO, TiO, and SiO to optimize the gate-oxide stack. Each GI material is strategically selected for complementary functionalities: AlO improves the interfacial quality at both the GI/semiconductor and GI/metal interfaces, thereby enhancing device stability and performance; TiO increases the overall dielectric constant; and SiO suppresses leakage current by serving as a high-energy barrier between AlO and TiO.

View Article and Find Full Text PDF

Environmental impact analysis for manufacturing 200 kW SOFC and PAFC systems via life cycle assessment.

J Environ Manage

September 2025

Ulsan Advanced Energy Technology R&D Center, Korea Institute of Energy Research (KIER), 25 Techno Saneopro 55beon-gil, Nam-gu, Ulsan, 44776, Republic of Korea. Electronic address:

The fuel cells of the future for sustainable development are solid oxide fuel cell (SOFCs) and phosphoric acid fuel cell (PAFCs), and they will have to coexist as future energy sources. This requires a proper understanding of the properties of the materials used in both fuel cell systems and the ability to identify and mitigate the challenges associated with materials that have a high environmental impact. In this study, all materials and processes involved in the manufacturing of 200 kW SOFC and PAFC systems for power generation are divided into stack, balance of plant (BOP) and system assembling components, and a cradle-to-gate environmental impact assessment is conducted to assess the life cycle process from raw materials extraction to final system manufacturing.

View Article and Find Full Text PDF

We combine experiments and simulations to investigate the degradation dynamics and dielectric breakdown (BD) of SiO/HfO gate stacks irradiated with varying doses of 40 MeV carbon ions. The analysis of postirradiation electrical characteristics (current-voltage, -, capacitance-voltage, -, and conductance-voltage, -) reveals that the HfO layer is the most affected by irradiation-induced damage, leading to the formation of defects consistent with oxygen vacancies. Postirradiation constant voltage stress (CVS) experiments reveal an inverse dependence of time to breakdown () and Weibull slopes (β) on the irradiation dose.

View Article and Find Full Text PDF